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•  Multi-cores + Data intensive applications (memory 
accesses, data exchanges) 
•  è high requirement for data communication 
Challenges: higher performances, higher power efficiency, higher integration 
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Context:	Op-cal	interconnect	
Source: G. Kurian, et al., PACT, 2010 
•  Silicon Photonics 
•  High throughput: 
Wavelength Division 
Multiplexing, WDM  
•  Lower dynamic energy 
•  Lower latency 
•  Multi-cores + Parallel applications + memory needs + … 
•  è high requirement for data communication 
•  Classical NoC  
•  Need for more efficient communication infrastructure 
•  Optical NoC could be a solution   
•  We need design space exploration, in particular for Optical interface !! 
è bottleneck !! 















Focus of Design Space Exploration for 2 parts of the interface   
•  channel allocation  
•  laser power management 
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Outline 
•  Context and problematic  
•  DSE of waveguides and wavelengths 
allocation 
 
•  DSE of laser power management  
•  Conclusion  
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data transfer time (optical domain) 
versus 
request latency (electrical domain) 
Best design option? 
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Simula-on	parameters	
q  Models based on Gem5  
q  Quasi-cycle accurate simulator 
q  Integration of C++ models of optical components 
q  Based on Garnet NoC 
q  Simulation characteristics 
q  Ring-based optical interconnection 
q  8-tiles (ARM, 4-KB L1 cache) 32 bits channel width 
q  2 architectures : 
q  4 waveguides, 16 wavelengths for each waveguide  
q  16 waveguides, 16 wavelengths for each waveguide  
q  Modulation speed: 10Gb/s 
q  Real application traffic (SPLASH-2)  
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Network size 
 
Channel size  
(wg,wl) 









(16,16) NA  NA 6292 2.09 
(8,16) NA NA 6629 2.21 
(4,16) 6292 2.09 7304 2.45 
(2,16) 6629 2.21 8781 2.95 
(1,16) 7304 2.45 13538 4.45 
(1,8) 8781 2.95 17022 5.06 
(1,4) 13538 4.45 21385 5.33 
(1,2) 17022 5.06 30110 5.86 
(1,1) 21385 5.33 47560 6.92 
Controller	Synthesis	Results	
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Results:	SPLASH-2	benchmark	
Best channel size: 1 waveguide, 8 wavelengths 
 
Sepuulveda15] Communication Aware Design Method for Optical Network-on-Chip  
J.Sepúlveda, S.Le Beux, J.Luo, C.Killian, D.Chillet, H.Li, I.O’Connor, O.Sentieys 
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Outline 
•  Context and problematic  
•  DSE of Waveguides and wavelengths 
allocation 
•  DSE of laser power management  
•  Conclusion  










q  Communication between 2 pairs of Ips 
q  One wavelength for each communication 
q  No conflict between communications  













q  Communication between 2 pairs of Ips 
q  One wavelength for each communication 
q  Temporal and spatial conflicts in the waveguide 
q  Laser power at nominal value 























q  How can we manage SNR and BER ? 
q  Laser power can be   ì 

















q  How can we manage SNR and BER ? 
q  Laser power can be   ì 
q  SNR  ì  BER  î 
q  Or ECC can be included in the communication channel 
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•  Strategy  
•  How to find a good tradeoff between 
•  management of laser power  
•  introduction of codec in the channel  
•  Could be supported by the allocation 
protocol 
•  req. and ack. messages can help to estimate the 
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Outline 
•  Context and problematic  
•  DSE of Waveguides and wavelengths 
allocation 
•  DSE of laser power management  
•  Conclusion  
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Conclusion	and	future	works	
q  Optical NoC Interface design  
q  critical issue in silicon photonics 
interconnects à need DSE at different levels  
q  low level DSE/management 
q  laser power and ECC 
q  high level DSE/management  
q  channel allocation / allocation 
protocol 
 
q  Future works 
q  tradeoff between Electric vs Optic energy 
performances 
q  on-line strategy for channel allocation   
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Thank you ! 
 
Questions ? 
